

10979 U.S. PTO
10/082518

02/22/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10082518	02/22/2002	326	16	2819	

**APPLICANTS: Hwang L.; Sanchez Reno;

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH ☒

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no

35 USC 119 conditions met ☐ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

X-1002 US

TITLE : Method and system for integrating cores in FPGA-based system-on-chip (SoC)

U.S. DEPT. OF COMM. / PAT. & TM. PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)